



Welcome United States Patent and Trademark Office

## Search Results

BROWSE SEARCH IEEE XPLORE GUIDE

Results for "(((drc or (design rule) or constraint) and (bitmap\* or pixel or raster\*) and (cmos or fet or (well c..."

Your search matched 32 of 1351636 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

View Session History

New Search

## Modify Search

(((drc or (design rule) or constraint) and (bitmap\* or pixel or raster\*) and (

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#) [Select All](#) [Deselect All](#)

- ☐ 1. **CMOS imager technology shrinks and image performance improves**  
Rhodes, H.; Agranov, G.; Hong, C.; Boettiger, U.; Mai, J.; Karasev, I.; McKee, J.; Jenkins, E.; Quinlin, W.; Pan, X.; Panicacci, R.; Smith, S.; Mouli, C.; Bruce, J.; Microelectronics and Electron Devices, 2004 IEEE Workshop on  
2004 Page(s):7 - 18  
Digital Object Identifier 10.1109/WMED.2004.1297338  
[AbstractPlus](#) | [Full Text: PDF\(1790 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 2. **A 1/4-inch 330 K square pixel progressive scan CMOS image sensor**  
Iida, Y.; Oba, E.; Mabuchi, K.; Nakamura, N.; Miura, T.; Solid-State Circuits, IEEE Journal of  
Volume 32, Issue 12, Dec. 1997 Page(s):2042 - 2047  
Digital Object Identifier 10.1109/4.643662  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(176 KB\)](#)  
[Rights and Permissions](#)
- ☐ 3. **Macromodel for CMOS photogate-type active pixel sensor**  
Ponce-Ponce, V.H.; Gomez-Castaneda, F.; Moreno-Castaneda, L.M.; Electrical and Electronics Engineering, 2005 2nd International Conference on  
7-9 Sept. 2005 Page(s):231 - 234  
Digital Object Identifier 10.1109/ICEEE.2005.1529615  
[AbstractPlus](#) | [Full Text: PDF\(256 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
- ☐ 4. **Hybrid integration of smart pixels by using polyimide**  
Nakahara, T.; Tsuda, H.; Tateno, K.; Matsuo, S.; Kurc, T.; Selected Topics in Quantum Electronics, IEEE Journal of  
Volume 5, Issue 1, Jan. 2001 Page(s):10 - 15  
Digital Object Identifier 10.1109/28.924444  
[AbstractPlus](#) | [Full Text: PDF\(100 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

Volume 5, Issue 2, March-April 1999 Page(s):209 - 2  
 Digital Object Identifier 10.1109/2944.778287

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(1192 KB\)](#)  
[Rights and Permissions](#)

- ☐ **5. Temperature dependence of pixel multichip modu performance**  
 Turqueti, M.A.; Appel, J.A.; Cardoso, G.; Christian, D. Hall, B.K.; Kwan, S.; Zimmermann, S.;  
[Nuclear Science Symposium Conference Record, 2003](#)  
 Volume 1, 19-25 Oct. 2003 Page(s):581 - 585 Vol.1  
 Digital Object Identifier 10.1109/NSSMIC.2003.13521  
[AbstractPlus](#) | [Full Text: PDF\(646 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **6. Single-capacitor-single-contact active pixel senso**  
 Etienne-Cummings, R.;  
[Circuits and Systems, 2000. Proceedings. ISCAS 2000 IEEE International Symposium on](#)  
 Volume 5, 28-31 May 2000 Page(s):177 - 180 vol.5  
 Digital Object Identifier 10.1109/ISCAS.2000.857392  
[AbstractPlus](#) | [Full Text: PDF\(304 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **7. A 1/4 inch format 250 K pixel amplified MOS image CMOS process**  
 Kawashima, H.; Andoh, F.; Murata, N.; Tanaka, K.; Ya Taketoshi, K.;  
[Electron Devices Meeting, 1993. Technical Digest., In](#)  
 5-8 Dec. 1993 Page(s):575 - 578  
 Digital Object Identifier 10.1109/IEDM.1993.347237  
[AbstractPlus](#) | [Full Text: PDF\(420 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **8. Sensitivity analysis of low-complexity vector quan plane image compression**  
 Gomes, J.G.R.C.; Mitra, S.K.;  
[Circuits and Systems, 2004. ISCAS '04. Proceedings. International Symposium on](#)  
 Volume 5, 23-26 May 2004 Page(s):V-736 - V-739 Vol.5  
[AbstractPlus](#) | [Full Text: PDF\(529 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **9. Low power issues in a digital programmable artific**  
 Paillet, F.; Mercier, D.; Bernard, T.M.; Senn, E.;  
[Low-Power Design, 1999. Proceedings. IEEE Alessandro Memorial Workshop on](#)  
 4-5 March 1999 Page(s):153 - 161  
 Digital Object Identifier 10.1109/LPD.1999.750416  
[AbstractPlus](#) | [Full Text: PDF\(236 KB\)](#) IEEE CNF  
[Rights and Permissions](#)
  
- ☐ **10. 1 Gb/s operation and bit error rate studies of diod SEED smart pixel receivers**  
 Woodward, T.K.; Lentine, A.L.; Chirovsky, L.M.F.;  
[Lasers and Electro-Optics Society Annual Meeting, 1994. Conference Proceedings. IEEE](#)  
 Volume 1, 31 Oct.-3 Nov. 1994 Page(s):76 - 77 vol.1  
 Digital Object Identifier 10.1109/LEOS.1994.586899

[AbstractPlus](#) | [Full Text: PDF\(124 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)

- ☐ **11. Joint demosaicing and denoising**  
Hirakawa, K.; Parks, T.W.;  
[Image Processing, 2005. ICIP 2005. IEEE International](#)  
[Volume 3, 11-14 Sept. 2005 Page\(s\):III - 309-12](#)  
[Digital Object Identifier 10.1109/ICIP.2005.1530390](#)  
[AbstractPlus](#) | [Full Text: PDF\(464 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
  
- ☐ **12. Implementation oriented theory design issues on template generation**  
Brea, V.M.; Vilarino, D.L.; Paasio, A.; Cabello, D.;  
[Circuits and Systems, 2002. ISCAS 2002. IEEE Inter](#)  
[Symposium on](#)  
[Volume 3, 26-29 May 2002 Page\(s\):III-101 - III-104](#)  
[Digital Object Identifier 10.1109/ISCAS.2002.101017](#)  
[AbstractPlus](#) | [Full Text: PDF\(437 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
  
- ☐ **13. An image decoding ASIC for space-based applica**  
Kasle, D.B.; DeMicheli, G.;  
[Euro ASIC '91](#)  
[27-31 May 1991 Page\(s\):86 - 91](#)  
[Digital Object Identifier 10.1109/EUASIC.1991.21288](#)  
[AbstractPlus](#) | [Full Text: PDF\(660 KB\)](#) [IEEE CNF](#)  
[Rights and Permissions](#)
  
- ☐ **14. Requirements and constraints for the design of si photodetector arrays for page-oriented optical me**  
Schaffer, M.E.; Mitkas, P.A.;  
[Selected Topics in Quantum Electronics, IEEE Journ.](#)  
[Volume 4, Issue 5, Sept.-Oct. 1998 Page\(s\):856 - 8](#)  
[Digital Object Identifier 10.1109/2944.735772](#)  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(320 KB\)](#)  
[Rights and Permissions](#)
  
- ☐ **15. Content-addressable memory for VLSI pattern ins**  
Chae, S.-I.; Walker, J.T.; Fu, C.-C.; Pease, R.f.;  
[Solid-State Circuits, IEEE Journal of](#)  
[Volume 23, Issue 1, Feb. 1988 Page\(s\):74 - 78](#)  
[Digital Object Identifier 10.1109/4.259](#)  
[AbstractPlus](#) | [Full Text: PDF\(520 KB\)](#) [IEEE JNL](#)  
[Rights and Permissions](#)
  
- ☐ **16. A modular architecture for a 6.4-Gbyte/s, 8-Mb DF media chip**  
Watanabe, T.; Fujita, R.; Yanagisawa, K.; Tanaka, H.  
Soga, M.; Tanaka, Y.; Sugie, Y.; Nakagome, Y.;  
[Solid-State Circuits, IEEE Journal of](#)  
[Volume 32, Issue 5, May 1997 Page\(s\):635 - 641](#)  
[Digital Object Identifier 10.1109/4.568823](#)  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(172 KB\)](#)  
[Rights and Permissions](#)
  
- ☐ **17. Reconfigurable on-chip SIMD processor architect intelligent CMOS camera chips**  
Fey, D.; Hoppe, L.; Loos, A.;

Parallel Computing in Electrical Engineering, 2004. Ir  
Conference on  
 7-10 Sept. 2004 Page(s):251 - 255  
 Digital Object Identifier 10.1109/PCEE.2004.1335619  
[AbstractPlus](#) | [Full Text: PDF\(460 KB\)](#) **IEEE CNF**  
[Rights and Permissions](#)

- ☐ **18. Impact of physical defects on the electrical workin**  
**DRAM with 0.35  $\mu$ m design rules**  
 Bichebois, P.;  
Defect and Fault Tolerance in VLSI Systems, 1996. F  
1996 IEEE International Symposium on  
 6-8 Nov. 1996 Page(s):124 - 130  
 Digital Object Identifier 10.1109/DFTVS.1996.572011  
[AbstractPlus](#) | [Full Text: PDF\(792 KB\)](#) **IEEE CNF**  
[Rights and Permissions](#)
  
- ☐ **19. Construction of an optoelectronic bitonic sorter b**  
**CMOS/InGaAs smart pixel technology**  
 Walker, A.C.; Desmulliez, M.P.Y.; Tooley, F.A.P.; Nei  
 J.A.B.; Baillie, D.A.; Prince, S.M.; Wilkinson, L.C.; Ta  
 Blair, P.; Snowdon, J.F.; Wherrett, B.S.; Stanley, C.; I  
 Underwood, I.; Vass, D.G.; Sibbett, W.; Dunn, M.H.;  
Massively Parallel Processing Using Optical Intercon  
Proceedings of the Second International Conference  
 23-24 Oct. 1995 Page(s):180 - 187  
 Digital Object Identifier 10.1109/MPPOI.1995.528642  
[AbstractPlus](#) | [Full Text: PDF\(740 KB\)](#) **IEEE CNF**  
[Rights and Permissions](#)
  
- ☐ **20. A 256-element associative parallel processor**  
 Herrmann, F.P.; Sodini, C.G.;  
Solid-State Circuits, IEEE Journal of  
 Volume 30, Issue 4, April 1995 Page(s):365 - 370  
 Digital Object Identifier 10.1109/4.375954  
[AbstractPlus](#) | [Full Text: PDF\(576 KB\)](#) **IEEE JNL**  
[Rights and Permissions](#)
  
- ☐ **21. ICARUS ASIC: a 16 channel photodiode read out :**  
 Labanti, C.; Rossi, E.; Mauri, A.; Bastia, P.; Foglia, L.  
 F.; Valence, V.;  
Nuclear Science, IEEE Transactions on  
 Volume 46, Issue 3, Part 1, June 1999 Page(s):144  
 Digital Object Identifier 10.1109/23.775504  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(652 KB\)](#)  
[Rights and Permissions](#)
  
- ☐ **22. A 2.0 /spl mu/m pixel pitch MOS image sensor wit**  
**Si film color filter**  
 Kasano, M.; Inaba, Y.; Mori, M.; Kasuga, S.; Murata,  
 T.;  
Solid-State Circuits Conference, 2005. Digest of Technol  
ISSCC. 2005 IEEE International  
 6-10 Feb. 2005 Page(s):348 - 603 Vol. 1  
 Digital Object Identifier 10.1109/ISSCC.2005.149401  
[AbstractPlus](#) | [Full Text: PDF\(1324 KB\)](#) | [Multimedia](#)  
[Rights and Permissions](#)
  
- ☐ **23. Event-based imaging with active illumination in s**  
 Teixeira, T.; Andreou, A.G.; Culurciello, E.;

Circuits and Systems, 2005. ISCAS 2005. IEEE Inter  
Symposium on  
23-26 May 2005 Page(s):644 - 647 Vol. 1  
Digital Object Identifier 10.1109/ISCAS.2005.1464671  
[AbstractPlus](#) | Full Text: [PDF](#)(168 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

- ☐ **24. Reconfigurable On-Chip SIMD Processor Architectures for  
Intelligent CMOS Camera Chips**  
Fey, D.; Hoppe, L.; Loos, A.;  
Parallel Computing in Electrical Engineering, 2004. P  
International Conference on  
7-10 Sept. 2004 Page(s):251 - 255  
Digital Object Identifier 10.1109/PCEE.2004.61  
[AbstractPlus](#) | Full Text: [PDF](#)(320 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **25. Dedicated frontends for embedded vision system**  
Skribanowitz, J.; Konig, A.;  
World Automation Congress, 2002. Proceedings of the  
Volume 13, 9-13 June 2002 Page(s):153 - 158  
Digital Object Identifier 10.1109/WAC.2002.1049537  
[AbstractPlus](#) | Full Text: [PDF](#)(539 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

[Help](#) [Cont](#)  
[St](#)

© Copyright

Indexed by  
 Inspec